Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Art Unit: 2128
Attorney: Karl F. Kenna
Telephone No. (415) 362-3800



FIG. - 1A

Antrim's Synthesis Methodology



FIG. - 1B

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Drawing Sheet 2 of 22
Art Unit: 2128
Telephone No. (415) 362-3800

Major Components of Antrin-MSS

Synthesis Library



- Simulation models in Verilog-A/MS
  - represent library functions , parameterized to user's performance specifications
- Characteristic functions of design parameters
  - model circuit performance behavior during optimization
- Test harnesses and charaterization plans
  - developed with Antrim-ACT
- Netlists of mixed-signal functions
  - working circuits, parameterized for sizing to achieve user's performance specifications
- Process technology files - models and design rules
- Synthesizable layout cells

FIG. - 1C

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

Art Unit: 2128
Telephone No. (415) 362-3800

Drawing Sheet 3 of 22

Major Components of Antrin-MSS

Synthesis Toolset



- Antrim-MSS Command Interpreter
  - extensions to Perl scripting language for synthesis plan execution
- Optimizers
  - toolkit of algorithms for sizing of design parameters
- Antrim-AMS
  - for simulation of characteristic functions, behavioral models and sized netlist
- Antrim-ACT
  - for development of characteristic functions, analytical models, test harnesses, circuit characterization
- Parasitic calculators
  - layout parasitic estimation from process rules and sized netlist
- Layout generators

FIG. - 1D

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

4/22

Art Unit: 2128
Telephone No. (415) 362-3800

Drawing Sheet 4 of 22

Major Components of Antrin-MSS
Synthesis Plans

- Blueprints for the sucessful synthesis of mixed-signal IP



- Developed by expert mixed-signal IC designers using MSS and ACT plan development tools
- Programmed series of steps for circuit partitionIng, model selection, sizing and optimization
- Specifications of design parameters to be used as optimization variables
- Specifications of performance characteristics to be used as optimization goals
- Steps for process retargeting
- Antrim-ACT characterization plan
    - Experiments
    - Test harnesses
    - Stimuli and other controls

FIG. - 1E

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800
5/22
Drawing Sheet 5 of 22

Plan Author
Design Flow

- Design Partitioning
- Characterization
- Model Development
  - circuit
  - behavioral
  - analytic
- Setup Performance Parameters
  - measurements
  - test harnesses
- Set Design Parameters
- Define Optimization Steps

FIG. - 1F

Title: MIXED SIGNAL SYNT
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
HESIS
Drawing Sheet 6 of 22
6/22
Art Unit: 2128
Telephone No. (415) 362-3800

Plan User
Design Flow

- Select Function
- Specify Process
- Performance Specification
- Execute Plan
- Verification of Results

FIG. - 1G

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800
Drawing Sheet 7 of 22
7/22

Antrim-MSS Architecture



FIG. - 2

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

Art Unit: 2128
Telephone No. (415) 362-3800

Development of a Synthesizable VCO

- Circuit features:
  - Three cells: bias generator, differential delay cell, level restore
  - Eight delay stages for 100 MHz - 200 MHz operation
- Performance parameters:
  - power
  - center frequency
- Optimization plan:
  - size delay cell and bias circuit to achieve user's specifications



FIG. - 3

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

9/22

Drawing Sheet 9 of 22

Art Unit: 2128
Telephone No. (415) 362-3800

Cost Function

- User-specified performance specs are formulated into a single cost function
- Optimization seeks a zero cost solution



FIG. - 4A

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
10/22
Art Unit: 2128
Telephone No. (415) 362-3800
Drawing Sheet 10 of 22

Cost Function



Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800

Drawing Sheet 11 of 22

FIG. - 4B

Cost Function



FIG. - 4C

Drawing Sheet 12 of 22
12/22
Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Art Unit: 2128
Attorney: Karl F. Kenna
Telephone No. (415) 362-3800



Cost Function

FIG. - 4D

Example: Synthesis Plan for a VCO

Step One

- Size bias transistor for power specification

- 1st step - budget power according to user specification
  $P_{tot} = P_{bias} + 8*P_{delay}$

- NMOS transistor must remain in triode region with $V_{ds} = V_{diode}$

- Minimize W_{bias} & L_{bias} to meet spec



FIG. - 5

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

14/22

Drawing Sheet 14 of 22

Art Unit: 2128
Telephone No. (415) 362-3800

Example: Synthesis Plan for a VCO

Step Two

- Mirror NMOS transistors from bias cell
- Size delay cell transistors for frequency spec
- Use behavioral model of F_0 vs. $W_{diff/}$,L_{diff}
- Minimize diff. pair for input load in ring oscillator
- Set L_{diff} to L_{min}
- Optimize W_{diff}



FIG. - 6

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800

Example: Synthesis Plan for a VCO

Step One

- Size bias transistor for power specification
- Measure current with condition $V_{ds} = V_{diode}$
- Minimize W_{bias} & L_{bias} to meet spec
- Analysis Setup:
  - simulate nbias_ivdc.v
    - test harness for bias current sizing
  - analysis = bias.tst
    - measurement experiment for current

0.000065A
0.000060A
0.000055A
0.000050A
0.000045A
0.000040A
0.000035A
0.000030A
0.000025A
0.000020A
0.000015A
0.000010A
0.000005A
0.000000A

700

FIG. - 7

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800



FIG. - 8

Example: Synthesis Plan for a VCO

partitioning design



FIG. - 9

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

18/22

Drawing Sheet 18 of 22

Art Unit: 2128
Telephone No. (415) 362-3800

Example: Synthesis Plan for a VCO

Step One



FIG. - 10

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna

19/22

Art Unit: 2128
Telephone No. (415) 362-3800

Drawing Sheet 19 of 22

Example: Synthesis Plan for a VCO

Step Two



FIG. - 11

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800
Drawing Sheet 20 of 22
20/22

Example: Synthesis Plan for a VCO

Finish Steps



FIG. - 12

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800

Synthesis Plan for a VCO
Finish Steps

- Size noncritical MOSFETs in current sources
  - doesn't require optimization
- Synthesize level translator
- Verify complete design
- Could add other performance specifications
  - gain
  - F_{min}
  - F_{max}

FIG. - 13

Title: MIXED SIGNAL SYNTHESIS
Inventors: Michael J. Demler
Application No.: 09/589,966
Filing Date: June 8, 2000
Docket No.: CADE-01016US0
Attorney: Karl F. Kenna
Art Unit: 2128
Telephone No. (415) 362-3800
Drawing Sheet 22 of 22
22/22